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Abstract. In modern deep-submicron CMOS technologies
voltage scaling can not keep up with the scaling of the di-
mensions of transistors. Therefore the electrical ﬁelds inside
the transistors are not constant anymore, while scaling down
the device area. The rising electrical ﬁelds bring up reliabil-
ity problems, such as hot carrier injection. Also other long
term degradation mechanisms like Negative Bias Tempera-
ture Instability (NBTI) come into the focus of circuit design.
Along with process device parameter variations (threshold
voltage, mobility), variations due to the degradation of de-
vices form a big challenge for designers to build circuits that
both yield high under the inﬂuence of process variations and
remain functional with respect to long term device drift.
In this work we present the inﬂuence of long term degra-
dation and process variations on the performance of SRAM
core-cells and parametric yield of SRAM arrays. For differ-
ent use cases we show the performance degradation depend-
ing on temperature and supply voltage.
1 Introduction
Increasing parametric variations due to the ongoing scal-
ing of the semiconductor device dimensions determine more
and more the circuit design in modern ultra deep-submicron
(UDSM) CMOS technologies. Multiple variation mecha-
nisms sum up to large deviations in the device characteris-
tics.
On the one side, global variations introduced by the pro-
cess lithographical width and length variation already de-
cease the device performance, on the other side the statis-
tical dopant distribution under the gate area and process in-
duced local variations like line edge roughness lead to local
mismatch of neighboring devices, which further reduce the
device performance in sub 100nm technologies.
Additionally the circuit designer has to consider devia-
tions in the device parameters due to long term variations
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that occur during the use of a product. Most of these long
term effects happen under the inﬂuence of large electrical
ﬁelds. Due to the scaling of the semiconductor devices and
the under-proportional scaling of the supply voltage (ITRS ,
2005) the electrical ﬁelds in UDSM technologies rise. Hence
aging effects such as Hot Carrier degradation and Bias Tem-
perature Stress (BTS) play an increasing role in CMOS cir-
cuit design.
SRAM arrays consume a large portion of the chip area in
today’s embedded systems, hence
The inﬂuence of long term degradation effects on the
SRAMcellperformanceplaysanimportantroleinthedesign
of embedded systems mainly due to two factors: a) SRAM
arrays consume a large portion of the chip area in todays em-
bedded systems and highly contribute to the system yield and
b) SRAM devices use minimal feature sizes and therefore al-
ready drifts are accelerated.
2 Negative Bias Temperature Instability (NBTI)
A Bias Temperature Stress (BTS) is most prominent when a
p-Type MOSFET is biased in inversion. This Negative Bias
Temperature Instability (NBTI) results in a higher absolute
threshold voltage |Vth| of the stressed p-MOSFET thus mak-
ing the transistor harder to turn on. While the effect is not
understood in full detail, it is widely accepted that positive
charges are trapped near the Si/SiO2 interface and induced
interface states build up under high Vgs and high temperature
(Ogawa, 1995). The stress induced damage is distributed ho-
mogeneously over the whole active area and the degradation
on the threshold voltage is worst for a drain-source voltage
of Vds=0 while it shows lower degradation with higher Vds
(Schl¨ under, 2005) . The stress conditions are shown in Fig. 1.
There is also an Biased Temperature Stress effect on pos-
itive biased n-type MOSFETs, but is shows only a minor
change in the device characteristics.
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with higher Vds [Schl¨ under, C. (2005)] . The stress condi-
tions are shown in Fig. 1. There is also an Biased Tempera-
ture Stress effect on positive biased n-type MOSFETs, but is
shows only a minor change in the device characteristics.
The Vth shift due to NBTS partially recovers after device
stress and AC operation has some annealing effects [Alam,
M. A. (2003)].
In UDSM technologies the degradation due to NBTI is be-
coming more critical due to the higher electrical ﬁelds across
the gate resulting from the continuos size scaling without the
proper voltage scaling [ITRS (2005)].
3 Hot Carrier Stress
Hot Carrier Stress is a long known hot electron induced
degradation mechanism in CMOS semiconductors [Hu C. M.
(1985)]. Hot electrons coming from the high lateral elec-
trical ﬁeld cause electron-hole pairs by impact ionization.
They can cause stress induced interface states and decrease
the drain current Id. The generated electrons can surmount
the gate oxide barrier and cause the generation of trapped
charges resulting in an increased threshold voltage Vth. The
worst case operating conditions for Hot Carrier Stress are at
drain-source voltages Vds > 0 and a gate-source voltage of
Vgs ' Vds/2 for n-type MOSFETs and Vgs ' Vds/5 for p-
type MOSFETs [Bravaix A. (1999)]. Fig 2 shows the stress
conditions for HCS.
4 SRAM core cell stability degradation
Animportantkeyparameterof SRAMcorecellcircuitsisthe
read stability. It describes the ability to read the information
stored inside a memory cell without destroying the informa-
tion. Measuring the Static Noise Margin (SNM) [Seevinck,
E. (1987)] on an SRAM cell with conducting access transis-
tors gives a metric of the read stability.
When investigating the inﬂuence of device degradation on
the performance of SRAM core cells the stress conditions of
Fig. 2. Bias conditions for the Hot Carrier Stress
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Fig. 3. SRAM core cell in hold operation. Transistor PL2 is subject
to NBTS
the different SRAM operating conditions have to be consid-
ered. In the following stress scenarios and the inﬂuence of
the device degradation on the SNM performance of SRAM
cells are investigated for data hold, read operation, and write
operation.
4.1 Data hold
In ﬁg. 3 the SRAM core cell is shown in hold operation. The
two access transistors PG1 and PG2 are non-conducting and
the information inside the memory cell is retained. The p-
type load transistor PL2 on the ’HIGH’ side of the memory
cell is exposed to a NBTS condition with a high ﬁeld across
the gate and no drain to source voltage. Whereas the p-type
load transistor PG1 is non-conducting and sees no stress. In
this operation mode of the core cell no Hot Carrier Stress can
be expected due to the static nature of the hold state.
The NBTS on the PL2 transistor increases the threshold
voltage |Vth| of the p-MOSFET. This shifts the switching
level of the inverter on the BLB side of the inverter to lower
input voltages, thus reducing the eye opening of the butterﬂy
curve that deﬁnes the read stability of the SRAM circuit (ﬁg
4)
The stress to the p-type load transistor occurs whenever a
’0’ is stored on the storage node SB. In the worst case, when
Fig. 1. Bias conditions for the Negative Bias Temperature Stress.
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The Vth shift due to NBTS partially recovers after device
stress and AC operation has some annealing effects (Alam,
2003).
In UDSM technologies the degradation due to NBTI is be-
coming more critical due to the higher electrical ﬁelds across
the gate resulting from the continuos size scaling without the
proper voltage scaling (ITRS , 2005).
3 Hot Carrier Stress
Hot Carrier Stress is a long known hot electron induced
degradation mechanism in CMOS semiconductors (Hu,
1985). Hot electrons coming from the high lateral elec-
trical ﬁeld cause electron-hole pairs by impact ionization.
They can cause stress induced interface states and decrease
the drain current Id. The generated electrons can surmount
the gate oxide barrier and cause the generation of trapped
charges resulting in an increased threshold voltage Vth. The
worst case operating conditions for Hot Carrier Stress are
at drain-source voltages Vds>0 and a gate-source voltage of
Vgs'Vds/2 for n-type MOSFETs and Vgs'Vds/5 for p-type
MOSFETs (Bravaix, 1999). Figure 2 shows the stress condi-
tions for HCS.
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Fig. 4. Butterﬂy-curve for an SRAM core cell with activated word-
line (read stability). The arrow shows the increase in |Vth| of the
p-type load transistor PL
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Fig. 5. SRAM core cell in read operation. Transistor PG1 is subject
to HCS and Transistor PL2 to NBTS
the data does not change, this stress is applied 100% of the
operating time. The best case is at high switching activity,
when the information is changed frequently so that the NBTS
is present 50% of the time at each node and recovery and
annealing effects also decrease the effect of the NBTS.
4.2 Data read
In the read operation the n-type word-line transistors are con-
ducting and the two bit-lines, BL and BLB, are pre-charged
to Vdd. A read current Iread ﬂows through the transistors
PG1 and PD1. Due to the read current and the high gate
voltage the transistor PG1 is subject to HCS during the read
operation. The aging of the access transistor PG1 increases
the threshold voltage and decreases the drain current of the
transistor. The p-type load device PL1 is still under NBTS,
but sees a lower stress condition than in the hold state, due to
the raised voltage level on node ’S’ (s. ﬁg 5).
The inﬂuence of the threshold voltage increase of transis-
tor PG1 on the read stability of the SRAM core cell is shown
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Fig. 6. Butterﬂy-curve for an SRAM core cell with activated word-
line (read stability). The arrow shows the increase in Vth of the
n-type access transistor PG1
WL
BL BLB
Vss
Vdd
WL
PD1
PL2
PD2
PL1
’1’
’0’
S
SB
PG1
PG2
Vdd Vdd
Fig. 7. SRAM core cell in write operation. The n-type transistors
are subject to HCS, and NBTS changes from PL2 to PL1
in ﬁg. 6. The voltage at node ’S’ decreases due to the lower
drain current and the eye of the butterﬂy curve opens.
AlargenumberofreadoperationononesideoftheSRAM
cell stresses the access transistor, but inﬂuences the read sta-
bility in a positive way.
4.3 Data write
During the write operation the content of an SRAM core cell
is changed. Therefore all transistors change their operating
conditions and are stressed during the transition. The n-type
access transistors and the pull-down devices are all subject
to HCS due to the active current ﬂowing in the switching
process of the write operation. After the switching event the
NBTS changes from transistor PL2 to PL1.
Fig. 8 shows the inﬂuence of the threshold voltage in-
crease of the transistor PD due to HCS. The increase in Vth
changes the switching level of the core cell to higher input
voltages. The voltage level deﬁned by the voltage divider
Fig. 4. Butterﬂy-curve for an SRAM core cell with activated word-
line (read stability). The arrow shows the increase in |Vth| of the
p-type load transistor PL.
4 SRAM core cell stability degradation
Animportantkeyparameterof SRAM corecellcircuitsisthe
read stability. It describes the ability to read the information
stored inside a memory cell without destroying the informa-
tion. Measuring the Static Noise Margin (SNM) (Seevinck,
1987) on an SRAM cell with conducting access transistors
gives a metric of the read stability.
When investigating the inﬂuence of device degradation on
the performance of SRAM core cells the stress conditions of
the different SRAM operating conditions have to be consid-
ered. In the following stress scenarios and the inﬂuence of
the device degradation on the SNM performance of SRAM
cells are investigated for data hold, read operation, and write
operation.
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voltage the transistor PG1 is subject to HCS during the read
operation. The aging of the access transistor PG1 increases
the threshold voltage and decreases the drain current of the
transistor. The p-type load device PL1 is still under NBTS,
but sees a lower stress condition than in the hold state, due to
the raised voltage level on node ’S’ (s. ﬁg 5).
The inﬂuence of the threshold voltage increase of transis-
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the data does not change, this stress is applied 100% of the
operating time. The best case is at high switching activity,
when the information is changed frequently so that the NBTS
is present 50% of the time at each node and recovery and
annealing effects also decrease the effect of the NBTS.
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to Vdd. A read current Iread ﬂows through the transistors
PG1 and PD1. Due to the read current and the high gate
voltage the transistor PG1 is subject to HCS during the read
operation. The aging of the access transistor PG1 increases
the threshold voltage and decreases the drain current of the
transistor. The p-type load device PL1 is still under NBTS,
but sees a lower stress condition than in the hold state, due to
the raised voltage level on node ’S’ (s. ﬁg 5).
The inﬂuence of the threshold voltage increase of transis-
tor PG1 on the read stability of the SRAM core cell is shown
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4.1 Data hold
In Fig. 3 the SRAM core cell is shown in hold operation. The
two access transistors PG1 and PG2 are non-conducting and
the information inside the memory cell is retained. The p-
type load transistor PL2 on the “HIGH” side of the memory
cell is exposed to a NBTS condition with a high ﬁeld across
the gate and no drain to source voltage. Whereas the p-type
load transistor PG1 is non-conducting and sees no stress. In
this operation mode of the core cell no Hot Carrier Stress can
be expected due to the static nature of the hold state.
The NBTS on the PL2 transistor increases the threshold
voltage |Vth| of the p-MOSFET. This shifts the switching
level of the inverter on the BLB side of the inverter to lower
input voltages, thus reducing the eye opening of the butter-
ﬂy curve that deﬁnes the read stability of the SRAM circuit
(Fig. 4)
The stress to the p-type load transistor occurs whenever a
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n-type access transistor PG1
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Fig. 7. SRAM core cell in write operation. The n-type transistors
are subject to HCS, and NBTS changes from PL2 to PL1
in ﬁg. 6. The voltage at node ’S’ decreases due to the lower
drain current and the eye of the butterﬂy curve opens.
AlargenumberofreadoperationononesideoftheSRAM
cell stresses the access transistor, but inﬂuences the read sta-
bility in a positive way.
4.3 Data write
During the write operation the content of an SRAM core cell
is changed. Therefore all transistors change their operating
conditions and are stressed during the transition. The n-type
access transistors and the pull-down devices are all subject
to HCS due to the active current ﬂowing in the switching
process of the write operation. After the switching event the
NBTS changes from transistor PL2 to PL1.
Fig. 8 shows the inﬂuence of the threshold voltage in-
crease of the transistor PD due to HCS. The increase in Vth
changes the switching level of the core cell to higher input
voltages. The voltage level deﬁned by the voltage divider
Fig. 7. SRAM core cell in write operation. The n-type transistors
are subject to HCS, and NBTS changes from PL2 to PL1.
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Fig. 8. Butterﬂy-curve for an SRAM core cell with open word-line
(read stability). The arrow shows the increase in Vth of the n-type
pull-down transistor PD
PG1/PD1 on the node ’S’ increases due to the weaker tran-
sistor PD1. This results in an smaller eye-opening of the
butterﬂy-curve and a smaller read stability.
A large number of write operations stresses the core cell
most due to the high number of switching events. This de-
creases the read stability.
5 Simulations
The impacts of the above described aging mechanisms on the
performances of an SRAM array was simulated using a worst
case distance simulation (Fischer, T. (2005)) (Antreich, K.
(1994)). This simulation method allows to simulate the worst
case performance for an SRAM array with a given array-size
considering process variations and local mismatch. The sim-
ulations were performed for the Static Noise Margin (SNM)
with conducting access transistors to obtain the read stability
and for the Write Level that measures the ability to write an
SRAM cell.
Fig 9 a) shows the degradation of the SNM on nominal
SRAM core cells and on cells with worst case variations due
to process and mismatch. The Vth shift of the threshold volt-
ageof thep-type transistorsresultsfrom NBTS.The readsta-
bility decreases with the Vth degradation. On the other hand
the SNM increases with the a shift in the threshold voltage of
the n-type transistors affected by HCS (ﬁg. 9 b)).
The ability to write, measured by the Write Level, shows
the opposite behavior. When the core cell is subject to NBTS
the Write Level rises with increasing Vth degradation and
decreases with n-FET aging caused by the HCS (s. ﬁg. 9 c)
and d)).
It is therefore necessary to know the aging parameters and
the worst case use scenarios to quantify the effect of NBTS
and HCI on the SRAM performances. Fig. 10 exemplary
shows the interrelation of stress voltages and duty cycles and
the drift of NBTS induces threshold voltage.
6 Yield considerations
The simulated Worst Case Distances, as a measure of the
variation induced yield, show an increase of the total varia-
tion of 0.25 sigma for a 25mV NBTS Vth shift of the p-type
load transistors. The yield of an SRAM array is calculated
using the simulated Worst Case Distance (WCD) and array
size N (Fischer, T. (2005)).
Y ield = (
1
2
(1 + erf(
WCD
√
2
)))N (1)
Fig. 11 shows the yield for a 256k SRAM calculated form
the speciﬁcation of the read stability. A 25mV NBTS in-
duced threshold voltage shift of the p-type transistor lowers
minimum supply voltage by 50mV.
7 Conclusions
We have shown the qualitative inﬂuence of Hot Carrier Stress
and Negative Bias Temperature Stress on the read stability of
SRAM core cells for different operating conditions. The dif-
fering impact on the aging mechanisms depending on the op-
eration mode of the SRAM cell needs a thorough analysis of
the use case of the SRAM array. With the drift values for the
individualusecasessimulationsshowthequantitativeimpact
on read and write performance for the total variation, includ-
ing process variation, mismatch and stress degradation. The
yield can be calculated and its inﬂuence on system speciﬁca-
tions such as minimum supply voltage can be determined.
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“0” is stored on the storage node SB. In the worst case, when
the data does not change, this stress is applied 100% of the
operating time. The best case is at high switching activity,
when the information is changed frequently sothat the NBTS
is present 50% of the time at each node and recovery and
annealing effects also decrease the effect of the NBTS.
4.2 Data read
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to Vdd. A read current Iread ﬂows through the transistors
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Fig. 9. Simulation results showing SRAM performance for nominal conditions (nom.) and worst case (WC) variation parameters for a 1MBit
Array. (a) Static Noise Margin (read stability) vs. Vth-drift of p-FETs due to NBTS. (b) Static Noise Margin (read stability) vs. Vth-drift of
n-FETs due to HCS. (c) Write Level (ability to write) vs. Vth-drift of p-FETs due to NBTS. (d) Write Level (ability to write) vs. Vth-drift of
n-FETs due to HCS.
but sees a lower stress condition than in the hold state, due to
the raised voltage level on node “S” (s. Fig. 5).
The inﬂuence of the threshold voltage increase of transis-
tor PG1 on the read stability of the SRAM core cell is shown
in Fig. 6. The voltage at node ’S’ decreases due to the lower
drain current and the eye of the butterﬂy curve opens.
AlargenumberofreadoperationononesideoftheSRAM
cell stresses the access transistor, but inﬂuences the read sta-
bility in a positive way.
4.3 Data write
During the write operation the content of an SRAM core cell
is changed. Therefore all transistors change their operating
conditions and are stressed during the transition. The n-type
access transistors and the pull-down devices are all subject
to HCS due to the active current ﬂowing in the switching
process of the write operation. After the switching event the
NBTS changes from transistor PL2 to PL1.
Figure 8 shows the inﬂuence of the threshold voltage in-
crease of the transistor PD due to HCS. The increase in Vth
changes the switching level of the core cell to higher input
voltages. The voltage level deﬁned by the voltage divider
PG1/PD1 on the node “S” increases due to the weaker tran-
sistor PD1. This results in an smaller eye-opening of the
butterﬂy-curve and a smaller read stability.
A large number of write operations stresses the core cell
most due to the high number of switching events. This de-
creases the read stability.
5 Simulations
The impacts of the above described aging mechanisms on
the performances of an SRAM array was simulated using
a worst case distance simulation (Fischer, 2005) (Antreich,
1994). This simulation method allows to simulate the worst
case performance for an SRAM array with a given array-size
considering process variations and local mismatch. The sim-
ulations were performed for the Static Noise Margin (SNM)
with conducting access transistors to obtain the read stability
and for the Write Level that measures the ability to write an
SRAM cell.
Figure 9a shows the degradation of the SNM on nominal
SRAM core cells and on cells with worst case variations due
to process and mismatch. The Vth shift of the threshold volt-
ageof thep-type transistorsresultsfrom NBTS.The readsta-
bility decreases with the Vth degradation. On the other hand
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Fig. 10. The interrelation of stress voltage, duty factors, and the
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the SNM increases with the a shift in the threshold voltage of
the n-type transistors affected by HCS (Fig. 9b).
The ability to write, measured by the Write Level, shows
the opposite behavior. When the core cell is subject to NBTS
the Write Level rises with increasing Vth degradation and de-
creases with n-FET aging caused by the HCS (s. Figs. 9c and
d).
It is therefore necessary to know the aging parameters and
the worst case use scenarios to quantify the effect of NBTS
and HCI on the SRAM performances. Figure 10 exemplary
shows the interrelation of stress voltages and duty cycles and
the drift of NBTS induces threshold voltage.
6 Yield considerations
The simulated Worst Case Distances, as a measure of the
variation induced yield, show an increase of the total varia-
tion of 0.25 sigma for a 25mV NBTS Vth shift of the p-type
load transistors. The yield of an SRAM array is calculated
using the simulated Worst Case Distance (WCD) and array
size N (Fischer, 2005).
Yield = (
1
2
(1 + erf(
WCD
√
2
)))N (1)
Figure 11 shows the yield for a 256k SRAM calculated form
the speciﬁcation of the read stability. A 25mV NBTS in-
duced threshold voltage shift of the p-type transistor lowers
minimum supply voltage by 50mV.
7 Conclusions
We have shown the qualitative inﬂuence of Hot Carrier Stress
and Negative Bias Temperature Stress on the read stability of
SRAM core cells for different operating conditions. The dif-
fering impact on the aging mechanisms depending on the op-
eration mode of the SRAM cell needs a thorough analysis of
the use case of the SRAM array. With the drift values for the
individualusecasessimulationsshowthequantitativeimpact
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on read and write performance for the total variation, includ-
ing process variation, mismatch and stress degradation. The
yield can be calculated and its inﬂuence on system speciﬁca-
tions such as minimum supply voltage can be determined.
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